A low-memory-access length-adaptive architecture for 2ⁿ-point FFT

DOI10.1007/S00034-014-9862-XzbMATH Open1401.94028OpenAlexW2012256636MaRDI QIDQ736386FDOQ736386

Authors: Kuan-Hung Chen 

Publication date: 4 August 2016

Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/s00034-014-9862-x

Recommendations

• Implementation of Efficient FFT Algorithms on Fused Multiply- Add Architectures
• A Methodology for Speeding Up Fast Fourier Transform Focusing on Memory Architecture Utilization
• A highly efficient FFT using shared-memory multiplexing
• Novel Memory Reference Reduction Methods for FFT Implementations on DSP Processors
• Efficient 2D FFT implementation on mediaprocessors
• Fixed-Point Analysis and Parameter Optimization of the Radix-<formula formulatype="inline"><tex Notation="TeX">$2^{k}$</tex> </formula> Pipelined FFT Processor

zbMATH Keywords

FFTenergy-efficientlength-adaptivelong-lengthVLSI architecture

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Numerical methods for discrete and fast Fourier transforms (65T50)

Cites Work

• The efficient memory-based VLSI array designs for DFT and DCT
• A High-Throughput Radix-16 FFT Processor With Parallel and Normal Input/Output Ordering for IEEE 802.15.3c Systems
• High-speed and low-power split-radix FFT

Cited In (2)

• An FFT performance model for optimizing general-purpose processor architecture
• Novel design of multiplier-less FFT processors

This page was built for publication: A low-memory-access length-adaptive architecture for \(2^n\)-point FFT

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q736386)