Novel design of multiplier-less FFT processors

DOI10.1016/J.SIGPRO.2006.12.004MaRDI QIDQ970835zbMATH OpenOpenAlexFDO

Authors Yuan Zhou, James M. Noras, Simon J. Shepherd

Publication date 19 May 2010

Published in Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.sigpro.2006.12.004

zbMATH Keywords

CSDFFTmultiplier-less architecturephase-amplitude splittingsystolic array

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• Multiplierless implementation of rotators and FFTs
• Scalable FFT processors and pipelined butterfly units
• Error analysis and efficient realization of the multiplier-less FFT-like transformation (ML-FFT) and related sinusoidal transformations
• A low-memory-access length-adaptive architecture for \(2^n\)-point FFT
• On hardware implementation of the split-radix FFT

Cited in

(4)

• Multiplierless implementation of rotators and FFTs
• Error analysis and efficient realization of the multiplier-less FFT-like transformation (ML-FFT) and related sinusoidal transformations
• FAST: FFT ASIC automated synthesis
• DCT-former: efficient self-attention with discrete cosine transform

This page was built for publication: Novel design of multiplier-less FFT processors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q970835)