Locally parallel cache design based on KL1 memory access characteristics

DOI10.1007/BF03037641MaRDI QIDQ756397zbMATHOpenAlexFDO

Authors Akira Matsumoto, Takayuki Nakagawa, Masatoshi Sato, Yasunori Kimura, Kenji Nishida, Atsuhiro Goto

Publication date 1991

Published in New Generation Computing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf03037641

zbMATH Keywords

Kanel language 1locally parallel cachememory access characteristicsParallel inference machineparallel logic programming language

Mathematics Subject Classification ID

Logic programming (68N17) General theory of computer systems (68M01)

Recommendations

• scientific article; zbMATH DE number 1728433
• Euro-Par 2004 Parallel Processing
• Entropy representation of memory access characteristics and cache performance
• Volume driven selection of loop and data transformations for cache-coherent parallel processors
• scientific article; zbMATH DE number 2087766

Describes a project that uses

Uses Software

• GHC

This page was built for publication: Locally parallel cache design based on KL1 memory access characteristics

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q756397)