A cache simulator for shared memory systems

DOI10.1007/3-540-45718-6_62MaRDI QIDQ2779598zbMATH OpenFDO

Authors Florian Schintke, Jens Simon, Alexander Reinefeld

Publication date 15 April 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2074/20740569

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• Characterising and modelling shared memory accesses in multiprocessor programs
• Empirical models of miss rates
• scientific article; zbMATH DE number 1943112
• Measuring cache and TLB performance and their effect on benchmark runtimes
• Execution-driven simulation of multiprocessors

Cited in

(11)

• Empirical models of miss rates
• SMA: A self-monitored adaptive cache warm-up scheme for microprocessor simulation
• An Optical Simulation of Shared Memory
• Efficient stack simulation for set-associative virtual address caches with real tags
• The susceptibility of programs to context switching
• Measuring cache and TLB performance and their effect on benchmark runtimes
• Shared vs. snoop: Evaluation of cache structure for single-chip multiprocessors
• Exploiting storage redundancy to speed up randomized shared memory simulations
• Modeling cache memory utilization on multicore using common pool resource game on cellular automata
• Characterising and modelling shared memory accesses in multiprocessor programs
• Locally parallel cache design based on KL1 memory access characteristics

This page was built for publication: A cache simulator for shared memory systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2779598)