Models of central capacity and concurrency
From MaRDI portal
Publication:762011
DOI10.1016/0022-2496(84)90001-4zbMath0557.92015OpenAlexW2058326739MaRDI QIDQ762011
Richard Schweickert, George J. Boggs
Publication date: 1984
Published in: Journal of Mathematical Psychology (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/0022-2496(84)90001-4
complexityscheduling theoryreviewdeadlocksspeed-accuracy trade-offcentral mechanismconcurrent mental operationsoperating systems theorysingle channel theorythrashing
Related Items
Stochastic networks as models of cognition: Deriving predictions for resource-constrained mental processing, Modeling and estimating recall processing capacity: sensitivity and diagnostic utility in application to mild cognitive impairment, Channels and stages in human information processing: A limited analysis of theory and methodology, Selective influence and response time cumulative distribution functions in serial-parallel task networks.
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Stochastic PERT networks as models of cognition: Derivation of the mean, variance, and distribution of reaction time using order-of-processing (OP) diagrams
- Estimating an unobserved component of a serial response time model
- Decomposing the reaction time distribution: Pure insertion and selective influence revisited
- Fundamental operational laws of computer system performance
- Theory of optimal search
- Serial and within-stage independent parallel model equivalence on the minimum completion time
- A critical path generalization of the additive factor method: Analysis of a stroop task
- The bias of an estimate of coupled slack in stochastic PERT networks
- Critical-Path Planning and Scheduling: Mathematical Basis
- A Proof for the Queuing Formula: L = λW
- Contour Enhancement, Short Term Memory, and Constancies in Reverberating Neural Networks
- The Theory of Search
- A Shared Memory Computer Display System
- SOME RESULTS CONCERNING THE IDENTIFIABILITY OF PARALLEL AND SERIAL PROCESSES