Checking data-race freedom of GPU kernels, compositionally
From MaRDI portal
(Redirected from Publication:832190)
Recommendations
Cites work
- A Certified Data Race Analysis for a Java-like Language
- A Hoare Logic for GPU Kernels
- A Hoare logic for SIMT programs
- Automated verification of functional correctness of race-free GPU programs
- CONCUR 2004 - Concurrency Theory
- Interleaving and Lock-Step Semantics for Analysis and Verification of GPU Kernels
Cited in
(7)- Automated verification of functional correctness of race-free GPU programs
- Formal verification of parallel prefix sum and stream compaction algorithms in CUDA
- Strengthening induction-based race checking with lightweight static analysis
- Interleaving and Lock-Step Semantics for Analysis and Verification of GPU Kernels
- Static detection of uncoalesced accesses in GPU programs
- Preface of the special issue on the conference on computer-aided verification 2020 and 2021
- Memory access protocols: certified data-race freedom for GPU kernels
Describes a project that uses
Uses Software
This page was built for publication: Checking data-race freedom of GPU kernels, compositionally
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q832190)