Two dimensional processor array with a reconfigurable bus system is at least as powerful as CRCW model
From MaRDI portal
(Redirected from Publication:916359)
Recommendations
- The mapping of two-dimensional array processors to one-dimensional processors
- scientific article; zbMATH DE number 194120
- Relating the power of the multiple associative computing (MASC) model to that of reconfigurable bus-based models
- Models of two-layer array processors generated by parallel substitution algorithms
- Design of processor arrays for reconfigurable architectures
- A Systematically Designed Binary Array Processor
Cites work
Cited in
(10)- Optimal simulation of multidimensional reconfigurable meshes by two- dimensional reconfigurable meshes
- scientific article; zbMATH DE number 176730 (Why is no real title available?)
- Fast algorithms for lowest common ancestors on a processor array with reconfigurable buses
- Simulating the CRCW PRAM on reconfigurable networks
- Collapsing the hierarchy of parallel computational models
- Sorting and computing convex hulls on processor arrays with reconfigurable bus systems
- Multiple search problem on reconfigurable meshes
- Simulating shared memory in real time: On the computation power of reconfigurable architectures
- Relating the power of the multiple associative computing (MASC) model to that of reconfigurable bus-based models
- Simulations between two reconfigurable mesh models
This page was built for publication: Two dimensional processor array with a reconfigurable bus system is at least as powerful as CRCW model
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q916359)