Realization of ternary sigma-delta modulated arithmetic processing modules
From MaRDI portal
(Redirected from Publication:965293)
Recommendations
- Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing—Part II: Multiplication and Algebraic Functions
- Nonlinear arithmetic operations on the delta sigma pulse stream
- Design of Sigma–Delta Modulators With Arbitrary Transfer Functions
- Performance evaluation of a third-order LADF sigma-delta \((\varSigma -\varDelta )\) modulator via FPGA implementation
- Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing—Part I: Addition, Approximate Transcendental Functions, and Log-Domain Operations
- A $\Sigma \Delta$-FIR-DAC for Multi-Bit $\Sigma \Delta$ Modulators
- Efficient Multibit Quantization in Continuous-Time <formula formulatype="inline"> <tex>$\Sigma \Delta$</tex></formula> Modulators
- Stabilization of third-order, single-stage sigma-delta modulators
- A Third-Order MASH $\Sigma \Delta $ Modulator Using Passive Integrators
Cited in
(6)- Performance evaluation of a third-order LADF sigma-delta \((\varSigma -\varDelta )\) modulator via FPGA implementation
- Efficient realization of sigma-delta (\(\Sigma\)-\(\Delta\)) Kalman lowpass filter in hardware using FPGA
- Efficient realization of sigma-delta \(\Sigma\)-\(\Delta\) Kalman lowpass filter in hardware using FPGA
- Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing—Part II: Multiplication and Algebraic Functions
- Nonlinear arithmetic operations on the delta sigma pulse stream
- Description of a 2-bit adaptive sigma-delta modulation system with minimized idle tones
This page was built for publication: Realization of ternary sigma-delta modulated arithmetic processing modules
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q965293)
