Performance evaluation of a third-order LADF sigma-delta ( - ) modulator via FPGA implementation

DOI10.1016/J.SIGPRO.2006.05.010MaRDI QIDQ970642zbMATH OpenOpenAlexFDO

Authors S. S. Abeysekera, Charayaphan Charoensak

Publication date 19 May 2010

Published in Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.sigpro.2006.05.010

zbMATH Keywords

FPGALADFsigma-delta modulators

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• Efficient realization of sigma-delta (\(\Sigma\)-\(\Delta\)) Kalman lowpass filter in hardware using FPGA
• Efficient realization of sigma-delta \(\Sigma\)-\(\Delta\) Kalman lowpass filter in hardware using FPGA
• Realization of ternary sigma-delta modulated arithmetic processing modules
• Stabilization of third-order, single-stage sigma-delta modulators
• scientific article; zbMATH DE number 1409642

Cited in

(6)

• A novel sigma-delta modulator with fractional-order digital loop integrator
• \(\Delta\)-\(\Sigma\) noise-shaping in 3-D space-time for 2-D wideband antenna array receivers
• Second-order delta-sigma modulation with interfered reference
• Efficient realization of sigma-delta (\(\Sigma\)-\(\Delta\)) Kalman lowpass filter in hardware using FPGA
• Efficient realization of sigma-delta \(\Sigma\)-\(\Delta\) Kalman lowpass filter in hardware using FPGA
• Realization of ternary sigma-delta modulated arithmetic processing modules

This page was built for publication: Performance evaluation of a third-order LADF sigma-delta \((\varSigma -\varDelta )\) modulator via FPGA implementation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q970642)