Performance evaluation of a third-order LADF sigma-delta ( - ) modulator via FPGA implementation
From MaRDI portal
Publication:970642
DOI10.1016/J.SIGPRO.2006.05.010zbMATH Open1186.94031OpenAlexW2053114669MaRDI QIDQ970642FDOQ970642
S. S. Abeysekera, Charayaphan Charoensak
Publication date: 19 May 2010
Published in: Signal Processing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/j.sigpro.2006.05.010
Cited In (2)
Recommendations
- Efficient realization of sigma-delta (\(\Sigma\)-\(\Delta\)) Kalman lowpass filter in hardware using FPGA π π
- Efficient realization of sigma-delta \(\Sigma\)-\(\Delta\) Kalman lowpass filter in hardware using FPGA π π
- Realization of ternary sigma-delta modulated arithmetic processing modules π π
- Stabilization of third-order, single-stage sigma-delta modulators π π
- Title not available (Why is that?) π π
This page was built for publication: Performance evaluation of a third-order LADF sigma-delta \((\varSigma -\varDelta )\) modulator via FPGA implementation
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q970642)