Retargetable program profiling using high level processor models

DOI10.1007/3-540-45307-5_20MaRDI QIDQ4473937zbMATH OpenFDO

Authors Rajiv Ravindran, Rajat Moona

Publication date 4 August 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2228/22280224.htm

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Theory of software (68N99)

Recommendations

• Simulation and profiling of virtual instruction set architectures for HW/SW co design
• An empirical study of retargetable compilers
• TFP: Time-sensitive, flow-specific profiling at runtime
• Modeling instruction semantics in ADL processor descriptions for C compiler retargeting
• scientific article; zbMATH DE number 1033650

Cited in

(2)

• Simulation and profiling of virtual instruction set architectures for HW/SW co design
• TFP: Time-sensitive, flow-specific profiling at runtime

This page was built for publication: Retargetable program profiling using high level processor models

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4473937)