Saeid Gorgin
From MaRDI portal
List of research outcomes
This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!
| Publication | Date of Publication | Type |
|---|---|---|
| Redundant-Digit Floating-Point Addition Scheme Based on a Stored Rounding Value IEEE Transactions on Computers | 2017-07-27 | Paper |
| Comment on “High Speed Parallel Decimal Multiplication With Redundant Internal Encodings” IEEE Transactions on Computers | 2017-05-16 | Paper |
| Efficient ASIC and FPGA implementation of binary-coded decimal digit multipliers Circuits, Systems, and Signal Processing | 2016-08-26 | Paper |
| An improved maximally redundant signed digit adder Computers and Electrical Engineering | 2010-05-27 | Paper |
| A Nonspeculative Maximally Redundant Signed Digit Adder Communications in Computer and Information Science | 2009-05-20 | Paper |
Research outcomes over time
This page was built for person: Saeid Gorgin
