Efficient ASIC and FPGA implementation of binary-coded decimal digit multipliers
From MaRDI portal
Recommendations
Cites work
- A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture
- High-Speed Binary-to-Decimal Conversion
- Improved Design of High-Performance Parallel Decimal Multipliers
- Improving the Speed of Parallel Decimal Multiplication
- Iterative Arrays ror Radix Conversion
- Serial Binary-to-Decimal and Decimal-to-Binary Conversion
- Structural damage detection using an efficient correlation-based index and a modified genetic algorithm
Cited in
(5)- Fast Radix-10 Multiplication Using Redundant BCD Codes
- Area-Efficient Multipliers Based on Multiple-Radix Representations
- Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support
- Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials
- Improved Design of High-Performance Parallel Decimal Multipliers
This page was built for publication: Efficient ASIC and FPGA implementation of binary-coded decimal digit multipliers
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q305062)