Cited in
(8)- A study of decimal left shifters for binary numbers
- Efficient ASIC and FPGA implementation of binary-coded decimal digit multipliers
- Mathematical model and implementation of rational processing
- SLEEF
- Xilinx
- CADAC
- An iterative method for improving decimal calculations on computers
- Minimization and optimization of reversible bcd-full adder/subtractor using genetic algorithm and don't care concept
This page was built for software: dfp
