Scheduling instructions with uncertain latencies in asynchronous architectures

DOI10.1007/BFB0002812MaRDI QIDQ4537027zbMATH OpenFDO

Authors D. K. Arvind, S. Sotelo-Salazar

Publication date 25 June 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/BFB0002812

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Computing methodologies and applications (68U99)

Recommendations

• Fast optimal instruction scheduling for single-issue processors with arbitrary latencies
• Scheduling of computational processes in real-time distributed systems with uncertain task execution times
• Instruction scheduling with timing constraints on a single RISC processor with 0/1 latencies
• scientific article; zbMATH DE number 2112980
• Scheduling with uncertain processing times in mixed-criticality systems
• Scheduling imprecise computation tasks on uniform processors

Cited in

(2)

• A scheduling strategy for synchronous elastic designs
• Hitting Families of Schedules for Asynchronous Programs

This page was built for publication: Scheduling instructions with uncertain latencies in asynchronous architectures

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4537027)