Side-channel attacks meet secure network protocols

DOI10.1007/978-3-319-61204-1_22MaRDI QIDQ6487213zbMATH OpenFDO

Authors Alex Biryukov, Daniel Dinu, Yann le Corre

Publication date 1 July 2022

Full work available at URL https://doi.org/10.1007/978-3-319-61204-1_22

Mathematics Subject Classification ID

Cryptography (94A60)

Recommendations

• Cache-timing attacks still threaten IoT devices
• Attacking AES using Bernstein's attack on modern processors
• Improving timing attack on RSA-CRT via error detection and correction strategy
• Efficient cache attacks on AES, and countermeasures
• Topics in Cryptology – CT-RSA 2006

Cites work

• A First-Order DPA Attack Against AES in Counter Mode with Unknown Initial Counter
• All the AES you need on Cortex-M3 and M4
• Correlation power analysis of lightweight block ciphers: from theory to practice
• Cryptographic Hardware and Embedded Systems - CHES 2004
• scientific article; zbMATH DE number 1682693 (Why is no real title available?)
• scientific article; zbMATH DE number 1979273 (Why is no real title available?)
• scientific article; zbMATH DE number 1418307 (Why is no real title available?)
• Time-memory trade-offs for side-channel resistant implementations of block ciphers
• Topics in Cryptology – CT-RSA 2006

This page was built for publication: Side-channel attacks meet secure network protocols

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q6487213)