Simulation-based hardware verification with a graph-based specification

DOI10.1155/2018/6398616MaRDI QIDQ1721242zbMATH OpenOpenAlexFDO

Authors Zhao Lv, Shuming Chen, Yaohua Wang

Publication date 8 February 2019

Published in Mathematical Problems in Engineering (Search for Journal in Brave)

Copyright license Creative Commons Attribution 4.0 International

Full work available at URL https://doi.org/10.1155/2018/6398616

Mathematics Subject Classification ID

Knowledge representation (68T30) Mathematical aspects of software engineering (specification, verification, metrics, requirements, etc.) (68N30) Specification and verification (program logics, model checking, etc.) (68Q60) Mathematical problems of computer architecture (68M07)

Recommendations

• A methodology for hardware verification based on logic simulation
• scientific article; zbMATH DE number 2080912
• Optimizing system-on-chip verifications with multi-objective genetic evolutionary algorithms
• Constructing efficient formal models from high-level descriptions using symbolic simulation
• Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces

Cites work

• An assertion-based verification methodology for system-level design

Cited in

(1)

• Formal Methods for Hardware Verification

This page was built for publication: Simulation-based hardware verification with a graph-based specification

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1721242)