Silage

swMATH22716MaRDI QIDQ34507FDOQ34507

Author name not available (Why is that?)

Cited In (2)

• On the comparison of HOL and Boyer-Moore for formal hardware verification
• Modeling multi-rate DSP specification semantics for formal transformational design in HOL

This page was built for software: Silage