Pages that link to "Item:Q3172959"
From MaRDI portal
The following pages link to Cryptographic Hardware and Embedded Systems – CHES 2011 (Q3172959):
Displayed 20 items.
- An Exploration of Mechanisms for Dynamic Cryptographic Instruction Set Extension (Q3172960) (← links)
- FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control (Q3172962) (← links)
- Generic Side-Channel Countermeasures for Reconfigurable Devices (Q3172963) (← links)
- Improved Collision-Correlation Power Analysis on First Order Protected AES (Q3172964) (← links)
- Higher-Order Glitches Free Implementation of the AES Using Secure Multi-party Computation Protocols (Q3172965) (← links)
- Protecting AES with Shamir’s Secret Sharing Scheme (Q3172966) (← links)
- A Fast and Provably Secure Higher-Order Masking of AES S-Box (Q3172967) (← links)
- Software Implementation of Binary Elliptic Curves: Impact of the Carry-Less Multiplier on Scalar Multiplication (Q3172969) (← links)
- High-Speed High-Security Signatures (Q3172970) (← links)
- To Infinity and Beyond: Combined Attack on ECC Using Points of Low Order (Q3172971) (← links)
- The LED Block Cipher (Q3172972) (← links)
- Piccolo: An Ultra-Lightweight Blockcipher (Q3172974) (← links)
- Recyclable PUFs: Logically Reconfigurable PUFs (Q3172978) (← links)
- Uniqueness Enhancement of PUF Responses Based on the Locations of Random Outputting RS Latches (Q3172981) (← links)
- FPGA Implementation of Pairings Using Residue Number System and Lazy Reduction (Q3172983) (← links)
- High Speed Cryptoprocessor for η T Pairing on 128-bit Secure Supersingular Elliptic Curves over Characteristic Two Fields (Q3172984) (← links)
- Fast Multi-precision Multiplication for Public-Key Cryptography on Embedded Microprocessors (Q3172985) (← links)
- Small Public Keys and Fast Verification for $\mathcal{M}$ ultivariate $\mathcal{Q}$ uadratic Public Key Systems (Q3172986) (← links)
- Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs (Q3172988) (← links)
- Efficient Hashing Using the AES Instruction Set (Q3172989) (← links)