Stream processor architecture. Foreword by Bill Dally

MaRDI QIDQ2760888zbMATH OpenFDO

Authors Scott Rixner

Publication date 16 December 2001

Published in The Kluwer International Series in Engineering and Computer Science (Search for Journal in Brave)

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• Processor architecture. From dataflow to superscalar and beyond
• Stream Processors and Comodels.
• Stream processors and comodels
• Modelling the flow of coalescing data streams through a processor

Cited in

(6)

• Behavioral-level performance and power exploration of data-intensive applications mapped on programmable processors
• Exploiting on-chip memory bandwidth in the VIRAM compiler
• Performance of the complex streamed instruction set on image processing kernels
• Memory bandwidth: The true bottleneck of SIMD multimedia performance on a superscalar processor
• Vertex–transformation streams
• Cache-aware timing analysis of streaming applications

This page was built for publication: Stream processor architecture. Foreword by Bill Dally

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2760888)