Exploiting on-chip memory bandwidth in the VIRAM compiler

DOI10.1007/3-540-44570-6_8MaRDI QIDQ4533742zbMATH OpenFDO

Authors David Judd, Katherine A. Yelick, Christos Kozyrakis, David A. Patterson, David Martin

Publication date 11 June 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2107/21070122

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• Stream processor architecture. Foreword by Bill Dally
• scientific article; zbMATH DE number 1862258
• Memory bandwidth: The true bottleneck of SIMD multimedia performance on a superscalar processor
• On memory contention problems in vector multiprocessors
• Aggressive memory-aware compilation

Describes a project that uses

Uses Software

• LAPACK

This page was built for publication: Exploiting on-chip memory bandwidth in the VIRAM compiler

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4533742)