Aggressive memory-aware compilation

DOI10.1007/3-540-44570-6_10MaRDI QIDQ4533745zbMATH OpenFDO

Authors Peter Grun, Nikil Dutt, Alex Nicolau

Publication date 11 June 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2107/21070147

Mathematics Subject Classification ID

Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1305512
• scientific article; zbMATH DE number 5049786
• scientific article; zbMATH DE number 2017363
• Compiler-directed cache line size adaptivity

Cited in

(7)

• Improving effective bandwidth through compiler enhancement of global cache reuse
• Using FORAY models to enable MPSoC memory optimizations
• Architecture technique trade-offs using mean memory delay time
• scientific article; zbMATH DE number 2017363 (Why is no real title available?)
• Exploiting on-chip memory bandwidth in the VIRAM compiler
• scientific article; zbMATH DE number 5049786 (Why is no real title available?)
• Improving memory traffic by assembly-level exploitation of reuses for vector registers

This page was built for publication: Aggressive memory-aware compilation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4533745)