Compiler-directed cache line size adaptivity

DOI10.1007/3-540-44570-6_15MaRDI QIDQ4535769zbMATH OpenFDO

Authors Dan Nicolaescu, Xiaomei Ji, Alexander V. Veidenbaum, Alexandru Nicolau

Publication date 5 November 2002

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-44570-6_15

zbMATH Keywords

cache memory system

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20) Computing methodologies and applications (68U99)

Recommendations

• Memory system support for dynamic cache line assembly
• Languages and Compilers for Parallel Computing
• FlexCache: A framework for flexible compiler generated data caching
• scientific article; zbMATH DE number 53773
• Performance advantage of reconfigurable cache design on multicore processor systems

Cited in

(7)

• scientific article; zbMATH DE number 53773 (Why is no real title available?)
• Performance evaluation of a decoded instruction cache for variable instruction length computers
• Memory system support for dynamic cache line assembly
• Aggressive memory-aware compilation
• FlexCache: A framework for flexible compiler generated data caching
• Languages and Compilers for Parallel Computing
• Performance advantage of reconfigurable cache design on multicore processor systems

This page was built for publication: Compiler-directed cache line size adaptivity

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4535769)