Synthezising the F8 cryptographic algorithm for programmable devices

MaRDI QIDQ3619215zbMATH OpenFDO

Authors Issam W. Damaj

Publication date 3 April 2009

zbMATH Keywords

data encryptionformal modelsgate arrayhardware designparallel computingsoftware engineering

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25)

Recommendations

• Parallel algorithms development for programmable devices with application from cryptography
• Design and implementation of cryptographic modules on FPGAs
• Hardware implementation analysis of SHA-256 and SHA-512 algorithms on FPGAs
• scientific article; zbMATH DE number 2090643
• scientific article; zbMATH DE number 2090599

Cited in

(3)

• Modeling method for development of digital system algorithms based on programmable logic devices
• Parallel algorithms development for programmable devices with application from cryptography
• scientific article; zbMATH DE number 2090643 (Why is no real title available?)

This page was built for publication: Synthezising the \(F8\) cryptographic algorithm for programmable devices

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3619215)