Tatsuo Higuchi

List of research outcomes

This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!

Publication	Date of Publication	Type
A Systematic Approach for Designing Redundant Arithmetic Adders Based on Counter Tree Diagrams IEEE Transactions on Computers	2017-08-08	Paper
Design of multiple-valued arithmetic circuits using counter tree diagrams	2008-03-06	Paper
Design of a two-bit-per-cell content addressable memory using singe-electron transistors	2008-03-06	Paper
Evolutionary synthesis of arithmetic circuit structures Artificial Intelligence Review	2005-01-19	Paper
A Model for Biomolecular Computing Using Enzyme Transistors Interdisciplinary Information Sciences	2002-12-10	Paper
Set-Valued Logic for Multiplex Computing: Toward New-Device-Based Superchips. Interdisciplinary Information Sciences	2000-10-16	Paper
Beyond-Binary Arithmetic: Algorithms and VLSI Implementations. Interdisciplinary Information Sciences	2000-08-15	Paper
scientific article; zbMATH DE number 1423233 (Why is no real title available?)	2000-05-29	Paper
Coefficient sensitivity analysis of periodically time-varying state-space digital filters IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing	1996-02-04	Paper
Separable-denominator two-dimensional adaptive filters with application to noise reduction in images Applied Mathematics and Computation	1995-07-06	Paper
On controllability, observability, and minimality of 2-D separable denominator systems: A new approach based on the reduced-dimensional decomposition IEEE Transactions on Circuits and Systems	1987-01-01	Paper
Decomposition of 2-D separable-denominator systems: Existence, uniqueness, and applications IEEE Transactions on Circuits and Systems	1987-01-01	Paper
New necessary and sufficient conditions for local controllability and local observability of 2-D separable denominator systems IEEE Transactions on Automatic Control	1987-01-01	Paper
Discrete Fourier transform computation via the Walsh transform IEEE Transactions on Acoustics, Speech, and Signal Processing	1978-01-01	Paper
Static-Hazard-Free T-Gate for Ternary Memory Element and Its Application to Ternary Counters IEEE Transactions on Computers	1977-01-01	Paper
Synthesis of Multiple-Valued Logic Networks Based on Tree-Type Universal Logic Module IEEE Transactions on Computers	1977-01-01	Paper

Research outcomes over time

This page was built for person: Tatsuo Higuchi