The half-plane pull-in range of a second-order phase-locked loop
Bifurcation theory for ordinary differential equations (34C23) Periodic solutions to ordinary differential equations (34C25) Control problems involving ordinary differential equations (34H05) Nonlinear systems in control theory (93C10) Control/observation systems governed by ordinary differential equations (93C15)
The behaviour of an analog phase-locked loop (PLL), which is commonly used in instrumentation and communication systems, is governed by nonlinear differential equations. Being a frequency (phase) controlled (synchronised) system, the PLL is, among others, characterised by its pull-in range defined as the maximum value of frequency detuning \(\Delta \omega\) for which the phenomena of pull-in occurs. In this paper a definition is given for the PLL's half-plane pull-in range \(\Omega_2\). This definition implies that pull-in is guaranteed from anywhere in the phase plane's lower-half if \(0<\Delta \omega< \Omega_2\). It was shown that the PLL under consideration (second order type I) has an unstable separatrix cycle for \(\Delta \omega= \Omega_2\). A Galerkin-based algorithm was developed for computing the half-plane pull-in frequency. The algorithm determines the value \(\Delta \omega= \Omega_2\), at which the limit cycle bifurcates from the unstable separatrix cycle.
- A collocation-based algorithm for computing the pull-in range of a class of phase-locked loops
- An exact formula for the half-plane pull-in range of a PLL
- All-pole phase-locked loops: calculating lock-in range by using Evan's root-locus
- Lock-in range of classical PLL with piecewise-linear phase detector characteristic
- Theory of the non-linear analog phase locked loop.
- A Floquet theory of the linear synchronous machine
- False Lock and Bifurcation in the Phase Locked Loop
- scientific article; zbMATH DE number 49110 (Why is no real title available?)
- Numerical computation of nonlinear forced oscillations by Galerkin's procedure
- Saddle node bifurcation at a nonhyperbolic limit cycle in a phase locked loop
- Chaos and bifurcation in a third-order phase locked loop
- Exploring the dynamics of a third-order phase-locked loop model
- A current-mode 1kHz/10kHz low-voltage integrated analogue PLL for lock-in portable applications
- The Gardner problem and cycle slipping bifurcation for type-2 phase-locked loops
- Lock-in range of classical PLL with piecewise-linear phase detector characteristic
- An exact formula for the half-plane pull-in range of a PLL
- Nonlinear analysis of SRF-PLL: hold-in and pull-in ranges
- A collocation-based algorithm for computing the pull-in range of a class of phase-locked loops
- VCO sweep-rate limit for a phase-lock loop
This page was built for publication: The half-plane pull-in range of a second-order phase-locked loop
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1916954)
