To Booth or not to Booth

DOI10.1016/S0167-9260(02)00040-8MaRDI QIDQ4788461zbMATH OpenOpenAlexFDO

Authors Wolfgang J. Paul, Peter-Michael Seidel

Publication date 22 January 2003

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(02)00040-8

zbMATH Keywords

Booth recodingdelay and area complexitylayout analysismultiplier designVLSI modelwire effects

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• A new algorithm for design of the Booth-based multiplier unit
• On recoding in arithmetic algorithms
• Algorithm and circuit design for secondary Booth encoded multiplier
• New Self-Checking Booth Multipliers
• An easily testable optimal-time VLSI-multiplier

Cited in

(1)

• A parametric error analysis of Goldschmidt's division algorithm

This page was built for publication: To Booth or not to Booth

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4788461)