VLSI design and implementation of combined secure hash algorithm SHA-512

DOI10.1007/978-3-642-14478-3_11MaRDI QIDQ3164577zbMATH OpenOpenAlexFDO

Authors R. Kayalvizhi, R. Harihara Subramanian, R. Girish Santhosh, J. Gurubaran, V. Vaidehi

Publication date 28 October 2010

Published in Recent Trends in Network Security and Applications (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-642-14478-3_11

zbMATH Keywords

combined SHA-512MACMD and VLSI

Mathematics Subject Classification ID

Computer system organization (68M99) Nonnumerical algorithms (68W05) Authentication, digital signatures and secret sharing (94A62)

Recommendations

• Hardware implementation analysis of SHA-256 and SHA-512 algorithms on FPGAs
• scientific article; zbMATH DE number 1941230
• scientific article; zbMATH DE number 1186881
• Implementation of the SHA-2 hash family standard using FPGAs
• scientific article; zbMATH DE number 1941110

Cited in

(4)

• Optimizing a password hashing function with hardware-accelerated symmetric encryption
• scientific article; zbMATH DE number 1941230 (Why is no real title available?)
• Topics in Cryptology – CT-RSA 2004
• Quantum implementation of SHA1 and MD5 and comparison with classical algorithms

This page was built for publication: VLSI design and implementation of combined secure hash algorithm SHA-512

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3164577)