VLSI design of wavelet transform. Analysis, architecture and design examples.
From MaRDI portal
Recommendations
- VLSI design of 1-D DWT architecture with parallel filters
- VLSI architectures of the 1-D and 2-D discrete wavelet transforms for JPEG 2000
- VLSI architectures for the discrete wavelet transform
- scientific article; zbMATH DE number 1442018
- Discrete wavelet transform: Architectures, design and performance issues
Cited in
(8)- Novel JPEG 2000 compliant DWT and IWT VLSI implementations
- Discrete wavelet transform: Architectures, design and performance issues
- Simplified biorthogonal discrete wavelet transform for VLSI architecture design
- Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression
- VLSI design for video coding. H.264/AVC encoding from standard specification to chip.
- scientific article; zbMATH DE number 2084563 (Why is no real title available?)
- VLSI design of 1-D DWT architecture with parallel filters
- scientific article; zbMATH DE number 2147271 (Why is no real title available?)
This page was built for publication: VLSI design of wavelet transform. Analysis, architecture and design examples.
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3413419)