Wu's characteristic set method for SystemVerilog assertions verification
Summary: We propose a verification solution based on characteristic set of Wu's method towards SystemVerilog assertion checking over digital circuit systems. We define a suitable subset of SVAs so that an efficient polynomial modeling mechanism for both circuit descriptions and assertions can be applied. We present an algorithm framework based on the algebraic representations using characteristic set of polynomial system. This symbolic algebraic approach is a useful supplement to the existent verification methods based on simulation.
- Groebner bases based verification solution for SystemVerilog concurrent assertions
- Some Complexity Results for SystemVerilog Assertions
- Algebraic verification method for SEREs properties via Groebner bases approaches
- Application of Wu's method to symbolic model checking
- scientific article; zbMATH DE number 2113572
- Automated Deduction in Geometry
- Basic principles of mechanical theorem proving in elementary geometries
- Elimination methods
- scientific article; zbMATH DE number 3586510 (Why is no real title available?)
- scientific article; zbMATH DE number 910719 (Why is no real title available?)
- Interpolants and Symbolic Model Checking
This page was built for publication: Wu's characteristic set method for SystemVerilog assertions verification
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q364509)
