A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (Q4420928): Difference between revisions
From MaRDI portal
Set profile property. |
Set OpenAlex properties. |
||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1109/12.485568 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2154098113 / rank | |||
Normal rank | |||
Latest revision as of 23:02, 19 March 2024
scientific article; zbMATH DE number 1966847
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach |
scientific article; zbMATH DE number 1966847 |
Statements
A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (English)
0 references
2 November 2003
0 references
Wallace tree
0 references
Dadda's counter
0 references
VLSI arithmetic
0 references
