Automatic and hierarchical verification for concurrent systems (Q2277847): Difference between revisions
From MaRDI portal
Set profile property. |
ReferenceBot (talk | contribs) Changed an Item |
||
Property / cites work | |||
Property / cites work: The temporal logic of branching time / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Automatic Verification of Sequential Circuits Using Temporal Logic / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Automatic verification of finite-state concurrent systems using temporal logic specifications / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: “Sometimes” and “not never” revisited / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q3922147 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Hierarchical verification of asynchronous circuits using temporal logic / rank | |||
Normal rank |
Latest revision as of 16:32, 21 June 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | Automatic and hierarchical verification for concurrent systems |
scientific article |
Statements
Automatic and hierarchical verification for concurrent systems (English)
0 references
1990
0 references
Petri nets
0 references
correctness of concurrent systems
0 references
branching time temporal logic
0 references
0 references