Automatic Verification of Sequential Circuits Using Temporal Logic (Q3743249)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Automatic Verification of Sequential Circuits Using Temporal Logic |
scientific article; zbMATH DE number 3976934
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Automatic Verification of Sequential Circuits Using Temporal Logic |
scientific article; zbMATH DE number 3976934 |
Statements
Automatic Verification of Sequential Circuits Using Temporal Logic (English)
0 references
1986
0 references
asynchronous circuits
0 references
hardware verification
0 references
correctness of sequential circuits
0 references
propositional temporal logic
0 references
state-transition graph
0 references
truth of a temporal formula
0 references
0.8624700307846069
0 references
0.846006453037262
0 references
