Automatic Verification of Sequential Circuits Using Temporal Logic
From MaRDI portal
asynchronous circuitscorrectness of sequential circuitshardware verificationpropositional temporal logicstate-transition graphtruth of a temporal formula
Recommendations
Cited in
(51)- Hierarchical verification of asynchronous circuits using temporal logic
- Description and reasoning of VLSI circuit in temporal logic
- Characterizing finite Kripke structures in propositional temporal logic
- Automatic verification methods for finite state systems. International workshop, Grenoble, France, June 12-14, 1989. Proceedings
- A model checker for linear time temporal logic
- Symbolic model checking: \(10^{20}\) states and beyond
- \(\infty\)-regular temporal logic and its model checking problem
- Machine checked proofs of the design of a fault-tolerant circuit
- CTL^* and ECTL^* as fragments of the modal -calculus
- Indentification of inductive properties during verification of synchronous sequential circuits
- Verification of a technical system model with linear temporal logic
- Automatic and hierarchical verification for concurrent systems
- Design and verification of logical models
- Unified temporal logic
- scientific article; zbMATH DE number 1696437 (Why is no real title available?)
- scientific article; zbMATH DE number 4018390 (Why is no real title available?)
- scientific article; zbMATH DE number 4174373 (Why is no real title available?)
- Automatic verification of intermittent systems
- scientific article; zbMATH DE number 3861073 (Why is no real title available?)
- The Birth of Model Checking
- From Philosophical to Industrial Logics
- scientific article; zbMATH DE number 3932379 (Why is no real title available?)
- scientific article; zbMATH DE number 4043765 (Why is no real title available?)
- scientific article; zbMATH DE number 139802 (Why is no real title available?)
- scientific article; zbMATH DE number 139813 (Why is no real title available?)
- scientific article; zbMATH DE number 177240 (Why is no real title available?)
- scientific article; zbMATH DE number 177248 (Why is no real title available?)
- scientific article; zbMATH DE number 177259 (Why is no real title available?)
- scientific article; zbMATH DE number 177500 (Why is no real title available?)
- scientific article; zbMATH DE number 177508 (Why is no real title available?)
- scientific article; zbMATH DE number 177519 (Why is no real title available?)
- Establishing latch correspondence for sequential circuits using distinguishing signatures
- TEMPORAL LOGICS FOR TRACE SYSTEMS: ON AUTOMATED VERIFICATION
- scientific article; zbMATH DE number 516995 (Why is no real title available?)
- scientific article; zbMATH DE number 1751899 (Why is no real title available?)
- scientific article; zbMATH DE number 1796133 (Why is no real title available?)
- A formalism to describe cyclogram testing models and perform model verification
- scientific article; zbMATH DE number 3993458 (Why is no real title available?)
- scientific article; zbMATH DE number 1852152 (Why is no real title available?)
- scientific article; zbMATH DE number 2102721 (Why is no real title available?)
- Asynchronous logic circuits and sheaf obstructions
- Automated Technology for Verification and Analysis
- From Monadic Logic to PSL
- Formal verification of three-valued digital waveforms
- Proving sequential function chart programs using timed automata
- Using the HOL prove assistant for proving the correctness of term rewriting rules reducing terms of sequential behavior
- Formal verification of speed-dependent asynchronous circuits using symbolic model checking of Branching Time Regular Temporal Logic
- Automated temporal reasoning about reactive systems
- Verification of a multiprocessor cache protocol using simulation relations and higher-order logic
- A formal framework for verification of embedded custom memories of the Motorola MPC7450 microprocessor
- Reasoning about networks with many identical finite state processes
This page was built for publication: Automatic Verification of Sequential Circuits Using Temporal Logic
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3743249)
