scientific article; zbMATH DE number 3932379
From MaRDI portal
Publication:3704886
Recommendations
Cited in
(21)- Hierarchical verification of asynchronous circuits using temporal logic
- Automatic verification methods for finite state systems. International workshop, Grenoble, France, June 12-14, 1989. Proceedings
- Static analysis for state-space reductions preserving temporal logics
- The temporal boolean derivative applied to verification of extended finite state machines
- Verification of a technical system model with linear temporal logic
- scientific article; zbMATH DE number 3943005 (Why is no real title available?)
- Automatic verification of finite-state concurrent systems using temporal logic specifications
- Automatic Verification of Sequential Circuits Using Temporal Logic
- Verifying temporal properties without temporal logic
- scientific article; zbMATH DE number 15894 (Why is no real title available?)
- scientific article; zbMATH DE number 177240 (Why is no real title available?)
- scientific article; zbMATH DE number 177500 (Why is no real title available?)
- scientific article; zbMATH DE number 177517 (Why is no real title available?)
- scientific article; zbMATH DE number 4128366 (Why is no real title available?)
- TEMPORAL LOGICS FOR TRACE SYSTEMS: ON AUTOMATED VERIFICATION
- scientific article; zbMATH DE number 2080065 (Why is no real title available?)
- scientific article; zbMATH DE number 1744956 (Why is no real title available?)
- Specifying and verifying external behaviour of fair input/output automata by using the temporal logic of actions
- A language-theoretic view of verification
- On the axiomatizability of some first-order spatio-temporal theories
- A Synthesis of Two Approaches for Verifying Finite State Concurrent Systems
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3704886)