scientific article; zbMATH DE number 177240

zbMATH Open0786.68059MaRDI QIDQ4037091FDOQ4037091

Authors: Olivier Coudert, Jean Christophe Madre, Christian Berthet 

Publication date: 18 May 1993

Title of this publication is not available (Why is that?)

Recommendations

• scientific article; zbMATH DE number 177500
• scientific article; zbMATH DE number 177519
• Automatic Verification of Sequential Circuits Using Temporal Logic
• scientific article; zbMATH DE number 3932379
• Automatic verification of finite-state concurrent systems using temporal logic specifications

zbMATH Keywords

Boolean functiontemporal logicbehavioral equivalenceverification algorithmtyped decision graphsverification of sequential machines

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Cited In (13)

• Automated temporal reasoning about reactive systems
• The Birth of Model Checking
• On the complexity of analysis and manipulation of Boolean functions in terms of decision graphs
• Title not available (Why is that?)
• Title not available (Why is that?)
• The temporal boolean derivative applied to verification of extended finite state machines
• Proof tactics for a theory of state machines in a graphical environment
• Title not available (Why is that?)
• Structuring and automating hardware proofs in a higher-order theorem- proving environment
• Comparing generic state machines
• Functional extension of symbolic model checking
• Vectorized symbolic model checking of computation tree logic for sequential machine verification
• An experience in proving regular networks of processes by modular model checking

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4037091)