scientific article; zbMATH DE number 139802

zbMATH Open0794.68099MaRDI QIDQ4028129FDOQ4028129

Authors: Matthias Mutz 

Publication date: 28 March 1993

Title of this publication is not available (Why is that?)

Recommendations

• Automatic Verification of Sequential Circuits Using Temporal Logic
• scientific article; zbMATH DE number 3861073
• An exercise in the automatic verification of asynchronous designs
• Verification of asynchronous circuits using timed automata
• scientific article; zbMATH DE number 868112

zbMATH Keywords

specificationformal verificationtiming constraintssequential circuits

Mathematics Subject Classification ID

Theory of programming languages (68N15) Specification and verification (program logics, model checking, etc.) (68Q60) Fault detection; testing in circuits and networks (94C12)

Cited In (4)

• Title not available (Why is that?)
• Title not available (Why is that?)
• Mechanical certification of systolic algorithms
• Reveal: A Formal Verification Tool for Verilog Designs

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4028129)