scientific article; zbMATH DE number 3991420

MaRDI QIDQ3753931zbMATH OpenFDO

Authors Hans Eveking

Publication date 1986

zbMATH Keywords

hardware verificationspecificationgatespredicate calculussequential machinesynchronous circuitflipflops

Mathematics Subject Classification ID

Abstract data types; algebraic specification (68Q65)

Recommendations

• An exercise in the automatic verification of asynchronous designs
• scientific article; zbMATH DE number 177508
• Hierarchical verification of asynchronous circuits using temporal logic
• scientific article; zbMATH DE number 868112
• scientific article; zbMATH DE number 139802

Cited in

(11)

• scientific article; zbMATH DE number 1696509 (Why is no real title available?)
• Formal verification of timed synchronous dataflow graphs using Lustre
• Formal verification of programs specified with signal: Application to a power transformer station controller
• scientific article; zbMATH DE number 177508 (Why is no real title available?)
• scientific article; zbMATH DE number 177501 (Why is no real title available?)
• Documenting and verifying systems assembled from components
• Correct Hardware Design and Verification Methods
• Mechanical certification of systolic algorithms
• Synchronizability for Verification of Asynchronously Communicating Systems
• Automatic generation of verified concurrent hardware using VHDL
• scientific article; zbMATH DE number 1089087 (Why is no real title available?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3753931)