scientific article; zbMATH DE number 3991420

zbMATH Open0612.94017MaRDI QIDQ3753931FDOQ3753931

Authors: Hans Eveking 

Publication date: 1986

Title of this publication is not available (Why is that?)

Recommendations

• An exercise in the automatic verification of asynchronous designs
• scientific article; zbMATH DE number 177508
• Hierarchical verification of asynchronous circuits using temporal logic
• scientific article; zbMATH DE number 868112
• scientific article; zbMATH DE number 139802

zbMATH Keywords

hardware verificationspecificationgatespredicate calculussequential machinesynchronous circuitflipflops

Mathematics Subject Classification ID

Abstract data types; algebraic specification (68Q65)

Cited In (11)

• Synchronizability for Verification of Asynchronously Communicating Systems
• Title not available (Why is that?)
• Title not available (Why is that?)
• Mechanical certification of systolic algorithms
• Title not available (Why is that?)
• Formal verification of timed synchronous dataflow graphs using Lustre
• Formal verification of programs specified with signal: Application to a power transformer station controller
• Documenting and verifying systems assembled from components
• Correct Hardware Design and Verification Methods
• Automatic generation of verified concurrent hardware using VHDL
• Title not available (Why is that?)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3753931)