scientific article; zbMATH DE number 177501

MaRDI QIDQ4037372zbMATH OpenFDO

Authors Randal E. Bryant, Carl-Johan H. Seger

Publication date 18 May 1993

zbMATH Keywords

Boolean expressionssequential circuitstemporal logic operatorsternary system modelingverifying synchronous digital circuits

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• A methodology for hardware verification based on logic simulation
• Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver
• scientific article; zbMATH DE number 3991420
• Correct Hardware Design and Verification Methods
• A BDD-based verification method for large synthesized circuits

Cited in

(3)

• scientific article; zbMATH DE number 3956984 (Why is no real title available?)
• Symbolic trajectory evaluation for word-level verification: theory and implementation
• Formal verification of three-valued digital waveforms

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4037372)