scientific article; zbMATH DE number 4018390

MaRDI QIDQ3030255zbMATH OpenFDO

Authors George J. Milne

Publication date 1986

zbMATH Keywords

asynchronybehavioral descriptioncomparator circuitdot calculusproof of correctnessstructural descriptionsynchronyterm-rewriting systemVLSI digital systems designVLSI hierarchical verificationwire

Mathematics Subject Classification ID

Theory of operating systems (68N25) Theory of computing (68Q99) Circuits, networks (94C99)

Recommendations

• scientific article; zbMATH DE number 46617
• Formal modeling and verification of microprocessors
• scientific article; zbMATH DE number 177508
• Automatic Verification of Sequential Circuits Using Temporal Logic
• A logic-topological calculus for the construction of integrated circuits. I

Cited in

(7)

• Description and reasoning of VLSI circuit in temporal logic
• A logic-topological calculus for the construction of integrated circuits. I
• Correct hardware design and verification methods. IFIP WG10.2 Advanced research working conference, CHARME '93, Arles, France, May 24-26, 1993. Proceedings
• scientific article; zbMATH DE number 4174373 (Why is no real title available?)
• scientific article; zbMATH DE number 516995 (Why is no real title available?)
• Correct Hardware Design and Verification Methods
• Reveal: A Formal Verification Tool for Verilog Designs

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3030255)