The delay of circuits whose inputs have specified arrival times (Q2370422): Difference between revisions

From MaRDI portal
Added link to MaRDI item.
ReferenceBot (talk | contribs)
Changed an Item
 
(2 intermediate revisions by 2 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/j.dam.2006.10.013 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2032771012 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the Addition of Binary Numbers / rank
 
Normal rank
Property / cites work
 
Property / cites work: The Parallel Evaluation of General Arithmetic Expressions / rank
 
Normal rank
Property / cites work
 
Property / cites work: The Parallel Evaluation of Arithmetic Expressions Without Division / rank
 
Normal rank
Property / cites work
 
Property / cites work: Bounding Fan-out in Logical Networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Circuit complexity / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3905209 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3674553 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Parallel Prefix Computation / rank
 
Normal rank
Property / cites work
 
Property / cites work: Restructuring of Arithmetic Expressions For Parallel Evaluation / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5341755 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach / rank
 
Normal rank
Property / cites work
 
Property / cites work: Efficient Parallel Evaluation of Boolean Expressions / rank
 
Normal rank
Property / cites work
 
Property / cites work: Reduction of Depth of Boolean Networks with a Fan-In Constraint / rank
 
Normal rank
Property / cites work
 
Property / cites work: Delay optimization of linear depth Boolean circuits with prescribed input arrival times / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4344138 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Fast multiplication of large numbers / rank
 
Normal rank
Property / cites work
 
Property / cites work: Majority Gate Networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3762226 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the Time Required to Perform Addition / rank
 
Normal rank

Latest revision as of 10:35, 26 June 2024

scientific article
Language Label Description Also known as
English
The delay of circuits whose inputs have specified arrival times
scientific article

    Statements

    The delay of circuits whose inputs have specified arrival times (English)
    0 references
    0 references
    0 references
    0 references
    26 June 2007
    0 references
    0 references
    circuit
    0 references
    straight-line program
    0 references
    depth
    0 references
    size
    0 references
    prefix problem
    0 references
    computer arithmetic
    0 references
    VLSI design
    0 references
    static timing analysis
    0 references
    0 references