A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (Q4420928)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 1966847
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach |
scientific article; zbMATH DE number 1966847 |
Statements
A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (English)
0 references
2 November 2003
0 references
Wallace tree
0 references
Dadda's counter
0 references
VLSI arithmetic
0 references
0.7572108507156372
0 references
0.7363198399543762
0 references
0.7322571277618408
0 references
