Application of the simulated annealing local search technique to problems of redundancy elimination in functional and parametric tests of integrated circuits (Q1873059): Difference between revisions
From MaRDI portal
Removed claim: reviewed by (P1447): Item:Q587437 |
Set OpenAlex properties. |
||
| (3 intermediate revisions by 3 users not shown) | |||
| Property / reviewed by | |||
| Property / reviewed by: Hans Benker / rank | |||
Normal rank | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Q3785827 / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Combinatorial optimization. Theory and algorithms. / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Q3994364 / rank | |||
Normal rank | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1016/s0378-4754(02)00222-7 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W1979004537 / rank | |||
Normal rank | |||
Latest revision as of 11:06, 30 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Application of the simulated annealing local search technique to problems of redundancy elimination in functional and parametric tests of integrated circuits |
scientific article |
Statements
Application of the simulated annealing local search technique to problems of redundancy elimination in functional and parametric tests of integrated circuits (English)
0 references
19 May 2003
0 references
The authors investigate combinatorial optimization problems reducing subset of tests of integrated circuits, which are redundant in a statistical sense. These problems are solved, using a simulated annealing local search technique. An example is given.
0 references
numerical example
0 references
redundancy elimination
0 references
integrated circuits
0 references
test cost reduction
0 references
simulated annealing
0 references
combinatorial optimization
0 references
