Accelerating Lattice Reduction with FPGAs (Q3584979): Difference between revisions
From MaRDI portal
Added link to MaRDI item. |
Set OpenAlex properties. |
||
| (One intermediate revision by one other user not shown) | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1007/978-3-642-14712-8_8 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W1579367023 / rank | |||
Normal rank | |||
Latest revision as of 14:39, 19 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Accelerating Lattice Reduction with FPGAs |
scientific article |
Statements
Accelerating Lattice Reduction with FPGAs (English)
0 references
31 August 2010
0 references
FPGA
0 references
Euclidean lattices
0 references
Shortest Vector Problem
0 references
