Delay-insensitivity and ternary simulation (Q1575731): Difference between revisions

From MaRDI portal
RedirectionBot (talk | contribs)
Removed claim: author (P16): Item:Q722208
ReferenceBot (talk | contribs)
Changed an Item
 
(2 intermediate revisions by 2 users not shown)
Property / author
 
Property / author: Janusz A. Brzozowski / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / cites work
 
Property / cites work: A new explanation of the glitch phenomenon / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the existence of delay-insensitive fair arbiters: Trace theory and its limitations / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3680258 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3352965 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the delay-sensitivity of gate networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Characterization of Ternary Simulation of Gate Networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Generalized ternary simulation of sequential circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: On a Ternary Model of Gate Networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4040828 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A formal approach to designing delay-insensitive circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Hazard Detection in Combinational and Sequential Switching Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3777424 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Receptive process theory / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4037096 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4319803 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3992568 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Automata Studies. (AM-34) / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5558258 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4023946 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the existence of speed-independent circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3337380 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Handshake Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Trace theory and VLSI design / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4289325 / rank
 
Normal rank

Latest revision as of 12:14, 30 May 2024

scientific article
Language Label Description Also known as
English
Delay-insensitivity and ternary simulation
scientific article

    Statements

    Delay-insensitivity and ternary simulation (English)
    0 references
    21 August 2000
    0 references
    asynchronous
    0 references
    circuit
    0 references
    delay-insensitive
    0 references
    fundamental mode
    0 references
    general multiple-winner
    0 references
    input-output mode
    0 references
    network
    0 references
    semi-modular
    0 references
    speed-independent
    0 references
    ternary algebra
    0 references
    ternary simulation
    0 references

    Identifiers