Improving characteristics of LUT-based Mealy FSMs (Q2023587): Difference between revisions

@@ Property / DOI @@
-.34768/amcs-2020-0055
@@ Property / DOI: 10.34768/amcs-2020-0055 / rank @@
-Normal rank
@@ Property / author @@
-Alexander Barkalov
@@ Property / author: Alexander Barkalov / rank @@
-Normal rank
@@ Property / author @@
+Alexander Barkalov
@@ Property / author: Alexander Barkalov / rank @@
+Normal rank
@@ Property / describes a project that uses @@
+ABC
@@ Property / describes a project that uses: ABC / rank @@
+Normal rank
@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://sciendo.com/pdf/10.34768/amcs-2020-0055
+Normal rank
@@ Property / OpenAlex ID @@
+W3118742228
@@ Property / OpenAlex ID: W3118742228 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4299634
@@ Property / cites work: Q4299634 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4678097
@@ Property / cites work: Q4678097 / rank @@
+Normal rank
@@ Property / cites work @@
+Logic synthesis for compositional microprogram control units
+Normal rank
@@ Property / cites work @@
+Hardware reduction for LUT-based Mealy FSMs
@@ Property / cites work: Hardware reduction for LUT-based Mealy FSMs / rank @@
+Normal rank
@@ Property / cites work @@
+Optimization on the complementation procedure towards efficient implementation of the index generation function
+Normal rank
@@ Property / cites work @@
+Stochastic neural computation. I. Computational elements
+Normal rank
@@ Property / cites work @@
+Finite state machine logic synthesis for complex programmable logic devices
+Normal rank
@@ Property / cites work @@
+Q4332902
@@ Property / cites work: Q4332902 / rank @@
+Normal rank
@@ Property / cites work @@
+Logical Computation on Stochastic Bit Streams with Linear Finite-State Machines
+Normal rank
@@ Property / cites work @@
+Decomposition-based logic synthesis for PAL-based CPLDs
+Normal rank
@@ Property / cites work @@
+Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs
+Normal rank
@@ Property / cites work @@
+Q2770065
@@ Property / cites work: Q2770065 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4407361
@@ Property / cites work: Q4407361 / rank @@
+Normal rank
@@ Property / DOI @@
+.34768/AMCS-2020-0055
@@ Property / DOI: 10.34768/AMCS-2020-0055 / rank @@
+Normal rank
@@ links / mardi / name / links / mardi / name @@
+Publication:2023587