A single layer zero skew clock routing in X architecture (Q848302): Difference between revisions
From MaRDI portal
Set profile property. |
ReferenceBot (talk | contribs) Changed an Item |
||
| (One intermediate revision by one other user not shown) | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1007/s11432-009-0028-6 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2080367881 / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Zero skew clock routing with minimum wirelength / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Reliable buffered clock tree routing algorithm with process variation tolerance / rank | |||
Normal rank | |||
Latest revision as of 11:57, 2 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A single layer zero skew clock routing in X architecture |
scientific article |
Statements
A single layer zero skew clock routing in X architecture (English)
0 references
3 March 2010
0 references
clock routing
0 references
single layer
0 references
X architecture
0 references
zero skew
0 references
