A single layer zero skew clock routing in X architecture

DOI10.1007/S11432-009-0028-6MaRDI QIDQ848302zbMATH OpenOpenAlexFDO

Authors Weixiang Shen, Yici Cai, Xianlong Hong, Jiang Hu, B. Lu

Publication date 3 March 2010

Published in Science in China. Series F (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s11432-009-0028-6

zbMATH Keywords

clock routingsingle layerX architecturezero skew

Mathematics Subject Classification ID

Applications of graph theory (05C90) Graph algorithms (graph-theoretic aspects) (05C85) Planar graphs; geometric and topological aspects of graph theory (05C10) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Computer system organization (68M99)

Recommendations

• Minimizing Wirelength in Zero and Bounded Skew Clock Trees
• scientific article; zbMATH DE number 1305406
• Performance-driven layer assignment by integer linear programming and path-constrained hypergraph partitioning
• Legitimate skew clock routing with buffer insertion
• Practical approximation algorithms for zero- and bounded-skew trees

Cites work

• Reliable buffered clock tree routing algorithm with process variation tolerance
• Zero skew clock routing with minimum wirelength

Cited in

(4)

• Legitimate skew clock routing with buffer insertion
• Reliable buffered clock tree routing algorithm with process variation tolerance
• scientific article; zbMATH DE number 5997394 (Why is no real title available?)
• Minimizing Wirelength in Zero and Bounded Skew Clock Trees

This page was built for publication: A single layer zero skew clock routing in X architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q848302)