Legitimate skew clock routing with buffer insertion

DOI10.1007/S11265-005-4184-7MaRDI QIDQ2432131zbMATH OpenOpenAlexFDO

Authors Xinjie Wei, Yici Cai, Meng Zhao, Xianlong Hong

Publication date 25 October 2006

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s11265-005-4184-7

zbMATH Keywords

clock routingbuffer insertionlegitimate skew

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Reliable buffered clock tree routing algorithm with process variation tolerance
• scientific article; zbMATH DE number 1456802
• On the asymmetric clocked buffered switch
• Minimum inserted buffers for clock period minimization
• A single layer zero skew clock routing in X architecture

Cites work

• Zero skew clock routing with minimum wirelength

Cited in

(4)

• A single layer zero skew clock routing in X architecture
• Reliable buffered clock tree routing algorithm with process variation tolerance
• Minimum inserted buffers for clock period minimization
• scientific article; zbMATH DE number 1555989 (Why is no real title available?)

This page was built for publication: Legitimate skew clock routing with buffer insertion

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2432131)