A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (Q4420928): Difference between revisions
From MaRDI portal
Added link to MaRDI item. |
Set profile property. |
||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
Revision as of 16:46, 5 March 2024
scientific article; zbMATH DE number 1966847
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach |
scientific article; zbMATH DE number 1966847 |
Statements
A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach (English)
0 references
2 November 2003
0 references
Wallace tree
0 references
Dadda's counter
0 references
VLSI arithmetic
0 references
