Verification of a multiprocessor cache protocol using simulation relations and higher-order logic (Q685110): Difference between revisions
From MaRDI portal
Set profile property. |
ReferenceBot (talk | contribs) Changed an Item |
||
| Property / cites work | |||
| Property / cites work: The existence of refinement mappings / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Protocol Verification via Projections / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Automatic Verification of Sequential Circuits Using Temporal Logic / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: Q4365106 / rank | |||
Normal rank | |||
Revision as of 09:28, 22 May 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Verification of a multiprocessor cache protocol using simulation relations and higher-order logic |
scientific article |
Statements
Verification of a multiprocessor cache protocol using simulation relations and higher-order logic (English)
0 references
30 September 1993
0 references
